Abstract—Lattice-based cryptography has been growing in demand due to their quantum attack resiliency. Polynomial multiplication is a major computational bottleneck of lattice cryptosystems. To address the challenge, lattice-based cryptosystems use the Number Theoretic Transform (NTT). Although NTT reduces complexity, it is still a well-known computational bottleneck. At the same time, NTT arithmetic needs vary for different algorithms, motivating flexible solutions.

Although there are prior hardware and software NTT designs, they do not simultaneously offer flexibility and efficiency. This work provides an efficient and flexible NTT solution through domain-specific architectural support on RISC-V. Rather than using instruction-set extensions with compiler modifications or loosely coupling a RISC-V core with an NTT co-processor, our proposal uses application-specific dynamic instruction scheduling, memory dependence prediction, and datapath optimizations. This allows achieving a direct translation of C code to optimized NTT executions. We demonstrate the flexibility of our approach by implementing the NTT used in several lattice-based cryptography protocols: NewHope, qTESLA, CRYSTALS-Kyber, CRYSTALS-Dilithium, and Falcon. The results on the FPGA technology show that the proposed design is respectively 6×, 40×, and 3× more efficient than the baseline solution, Berkeley Out-of-Order Machine, and a prior HW/SW co-design, while providing the needed flexibility.

Index Terms—Lattice-Based Cryptography, RISC-V, NTT

I. INTRODUCTION

Lattice-based cryptography is gaining traction as a successor of public-key cryptosystems for quantum-secure key-exchange and digital signature protocols [1]–[5]. In a lattice cryptosystem, the Schoolbook polynomial multiplication accounts for up to 98.8% percent of the overall computation time [6]. Number Theoretic Transform (NTT) reduces this \( O(n^2) \) complexity of the polynomial multiplication to \( O(n \cdot \log n) \). Therefore, NTT is a fundamental component of lattice cryptography implementations. At the same time, NTT is still a well-known bottleneck of many lattice-based cryptosystems [7].

NTT implementations include hardware [8]–[18], software [19]–[24], and HW/SW co-design methods [25], [26]. Although hardware solutions provide significant performance over software or HW/SW co-design techniques, the implementations violate the flexibility needed for evolving lattice cryptosystems such as the ones being reviewed for the ongoing US post-quantum encryption standardization [27]. Indeed, flexibility is necessary to evaluate multiple candidates submitted to the NIST standard—while the CRYSTALS-Dilithium [4] algorithm operates with polynomials of degree 255 with 23-bit coefficients, NewHope [1] uses polynomials of degree 1023 with 14-bit coefficients. Even the hardware specially designed to cater to multiple algorithms [13] can fail in flexibility: modulo prime number \( q \) update in NIST Round-2 of CRYSTALS-Kyber [28] requires taping out a new chip as it cannot be implemented with the earlier design [13].

Software NTT implementations for embedded systems include architecture-specific assembly optimizations (e.g. for ARM [19], [20], [22], [24]) or software libraries like NFLib [21]. While such solutions have more flexibility than hardware-based solutions, they have a lower performance.

HW/SW co-design techniques can combine the advantages of pure hardware-based and software-based implementations. Surprisingly, only a few HW/SW co-design implementations have been demonstrated to accelerate the NTT. Those designs, loosely couple a RISC-V core for I/O operations with a fully-fledged lattice crypto accelerator [13], [25]. The only exception is a recent white paper proposing custom instruction extensions for RISC-V [26]. The custom instruction, in this case, is still tailored for the specific use-cases and has to be adapted to support multiple algorithms or to accommodate changes in the arithmetic constructions (e.g. the updates in CRYSTALS-Kyber [28]). Furthermore, even for the specific use-cases, the custom instruction has to be hard-coded into compilers and requires manual assembly coding.

Given the prior work on NTT and the drawback of previous HW, SW, and HW/SW co-designed techniques, there is a need for efficient, flexible, and easy-to-develop solutions.

This paper proposes a novel, RISC-V based solution for efficient and flexible NTT implementation. Rather than using compiler optimizations or assembly coding with custom instruction extensions, our proposal uses architectural support/customization for the NTT. Specifically, the proposed architecture applies memory dependence prediction to optimize memory load-store operations, dynamically schedules instructions with out-of-order execution to address data dependence limitations, and combines the target algorithm’s instructions with ALU cascading (a.k.a. collapsing) at run-time to improve hardware efficiency. While the basic principles of these techniques [29]–[31] and the idea of algorithm-specific
architectural improvements [32] are known, their adaptation to lattice cryptography is novel.

The key contributions of this paper are:

- A tracker design that recognizes and analyzes NTT algorithms’ character during run-time execution. This unit identifies the control flow of NTT and caters to different NTT algorithms and configurations for flexibility.
- An application-specific out-of-order execution support that contains: (1) a predictive, NTT-specific memory load-store functionality reducing the cost of memory operations, and (2) an efficient, dynamic scheduler of assembly instructions resolving data dependency and maximizing memory and ALU unit’s utilization.
- An ALU cascading scheme that enables efficient solutions using RISC-V native ISA without any additional instructions to perform the NTT and underlying field arithmetic.

The results validate the efficiency and flexibility of our approach. We implement the NTT of the latest NIST Round-2 post-quantum standard candidates: NewHope [1], qTESLA [2], CRYSTALS-Kyber [3] (and its Round-1 version), CRYSTALS-Dilithium [4], and Falcon [5]. On our proposed architecture, implementing actually becomes an automatic compilation of the reference software from the C language. The FPGA results show that our architecture enhancements improve the efficiency (in area-delay product) by $6 \times$, $40 \times$, and $3 \times$, compared to the baseline design [33] Berkeley Out-of-Order Machine (BOOM) [34], and prior HW/SW co-design [25]. Furthermore, the proposed architecture ensures constant-time NTT operations for FPGA to prevent timing side-channels.

II. BACKGROUND AND PRIOR WORK

This section introduces the background on NTT with the underlying field arithmetic, and it discusses the target architecture and software stack.

A. The NTT

Efficient lattice-based cryptosystems perform the multiplication of two polynomials within the polynomials rings of the form $\mathbb{Z}_q[x]/\phi(x)$. The polynomials in this ring have coefficients modulo prime number $q$ and $\phi(x)$ is a reduction polynomial of $(x^n + 1)$, which allows efficient polynomial division. While the baseline schoolbook polynomial multiplication has the $O(n^2)$ complexity, the Number Theoretic Transform converts polynomials in $\mathbb{Z}_q[x]/\phi(x)$ to a different domain (with a conversion cost of $O(n \cdot \log n)$) where the multiplication becomes a coefficient-wise polynomial multiplication. Thus, NTT reduces the computational complexity of the multiplication.

The NTT is a version of Fast Fourier Transform (FFT) operating over the ring $\mathbb{Z}_q/\phi(x)$. While FFT uses the twiddle factor $\omega$ n-th root of unity of form $e^{(2\pi i)/n}$, NTT has $\omega \in \mathbb{Z}_q$ satisfying $\omega^n \equiv 1 \pmod{q}$ and $\forall i < n, \omega^i \neq 1 \pmod{q}$, where $q \equiv 1 \pmod{n}$.

Algorithm 1 presents an NTT algorithm [5]. The NTT takes a polynomial $A(x) \in \mathbb{Z}_q$, whose coefficients are $a_0, a_1, \ldots, a_{n-1}$, as an input and transforms the polynomial to $\bar{A}(x)$ with $\bar{A}_i = \sum_{j=0}^{n-1} a_j \omega^{ij}$ in $\mathbb{Z}_q$. The NTT has $O \log n$ steps and each step performs $n/2$ butterfly computations consisting of modular multiplication, addition, subtraction, and related load and store operations. Algorithm 1 shows the Cooley-Tukey butterfly [5] whereas some NTT algorithms use Gentleman-Sande [1]. Fig. 4 shows the differences in their core operations. Iterative NTT algorithm applies modular reduction after each arithmetic operation in NTT [15], while some NTT algorithms load a new twiddle factor in the second loop rather than in the innermost loop [28]. Our architecture supports all such variations.

B. Modular Arithmetic

To perform fast modular reductions, efficient lattice cryptosystems avoid modular divisions. Instead, they use two techniques: Montgomery [15] and Barrett reduction [13]. It is not necessary to support both reduction algorithms because they are functionally equivalent. We choose Montgomery due to its feasibility to ALU cascading—while Barret [14] performs two subsequent subtractions, which cannot be collapsed with the single subtractor of our target core, Montgomery applies different types of subsequent operations (e.g. multiplication, addition, shift) as shown in Algorithm 2. This reduction technique eliminates the lower bits of the input product by

\begin{algorithm}
\textbf{Algorithm 1} In-Place NTT Algorithm Based on Cooley-Tukey Butterfly [5]
\begin{algorithmic}
  \State \textbf{Input:} $A(x) \in \mathbb{Z}_q[x]/(x^n + 1)$
  \State \textbf{Output:} $\bar{A}(x) \equiv NTT(A) \in \mathbb{Z}_q[x]/(x^n + 1)$
  \For {$i$ from 1 by 1 to $\ell$} \Comment{The third branch}
    \State $m = 2^{\ell-i}$
  \EndFor
  \For {$j$ from 0 by 1 to $2^{\ell-1} - 1$} \Comment{The second branch}
    \State $w_j \leftarrow (l + j)$
    \State $W \leftarrow \omega^{w_j}$ \Comment{load-operation}
  \EndFor
  \For {$k$ from 0 by 1 to $m - 1$} \Comment{The first branch}
    \State $U \leftarrow A[2 \cdot j \cdot m + k]$ \Comment{butterfly}
    \State $V \leftarrow A[2 \cdot j \cdot m + k + m]$ \Comment{store-operation}
  \EndFor
  \State $P \leftarrow V \cdot W \pmod{q}$ \Comment{modular multiplication}
  \State $O \leftarrow U - P$
  \State $E \leftarrow U + P$
  \State $A[i_k] \leftarrow E$
  \State $A[i_a] \leftarrow O$
\EndFor
\end{algorithmic}
\end{algorithm}
Algorithm 2: Modular Multiplication with Montgomery Reduction

Input: \( C = A \cdot B \) (a \( 2K \)-bit positive integer)
Input: \( q \) modulus prime number
Input: \( q_{inv} = -(q^{-1}) \) (mod \( R \)) where \( R = 2^K \)
Output: \( \bar{C} = C \cdot R^{-1} \) (mod \( q \))

1. \( T \leftarrow C \cdot q_{inv} \)
2. \( X \leftarrow T \mod R \)
3. \( Y \leftarrow X \cdot q \)
4. \( U \leftarrow (Y + C) \gg K \)
5. \( V \leftarrow U - q \)
6. if \( (V < 0) \) then \( \bar{C} = U \) else \( \bar{C} = V \)
7. return \( \bar{C} \in \mathbb{Z}_q[x] \)

adding multiple \( q \) primes and shifting the result rather than subtracting multiple \( q \) primes.

C. The Target RISC-V Architecture

As our core, we chose an area-optimized, in-order RISC-V micro-processor PicoRV32 [33] architecture that supports 32-bit integer base and multiplication-division instructions (RV32IM). The main reason of the choice is that RISC-V ISA is open source and suitable for embedded development, promoting energy-efficiency with reasonably high performance. Although we embedded our architectural support inside, the RISC-V core still fully supports RV32IM. Our architecture extension serves simply as an observer with no effect in the core unless an NTT algorithm is detected.

D. Software Stack

Our hardware implementation detects and analyzes NTT algorithm instructions among other instructions. To aid in NTT detection, we define specific address locations—five ranges for coefficient input, twiddle factor, prime, and inverse prime numbers—in the memory with volatile variable declarations in C language. A software developer needs to simply assign the NTT algorithm inputs to the predefined memory locations. Our solution requires no changes in the compiler infrastructure as the compiler cannot eliminate the volatile declarations to optimize code. We define the memory declarations with 32-bit values to standardize and simplify hardware structure even though the input is typically smaller than 32 bits.

III. THE INEFFECTIVENESS IN THE BASELINE DESIGN

This section motivates our design choices by demonstrating the ineffectiveness in a baseline design and by identifying ways to improve them.

Fig. 2 shows the resulting code and the cycle count of the innermost NTT loop of CRYSTALS-Kyber when the reference C code [3] is compiled with -03 (performance-optimized) flag. This loop executes \( n/2 \cdot \log n \) times for a single NTT, e.g., 11264 times for the NTT of qTesla. We categorize the NTT’s innermost loop operations into four tasks: memory load operations, butterfly operations, modular (Montgomery) reduction operations, and memory store operations. Our goal is to optimize the innermost loop’s execution of the NTT algorithm.

IV. THE PROPOSED RISC-V ARCHITECTURE EXTENSIONS

The proposed architectural extension has three key features to address the inefficiencies and to provide flexibility:

1) The architecture supports different NTT algorithms and different configurations. To that purpose, we designed a tracker that recognizes and analyzes the NTT algorithm’s character. This indicates the control flow of operations and aids our implementation on scheduling the target NTT algorithm’s instructions.

2) Our implementation shares but re-purposes ALU resources of the RISC-V core with ALU cascading to increase efficiency. We designed a controller to supervise this process. The controller also prevents undesirable memory load-store operations during this process and warrants to preserve instruction execution order by controlling program counter (PC) register of the RISC-V core.

3) Our implementation includes a butterfly optimizer to remove redundant instructions, manage memory dependencies, and out-of-order execute NTT butterfly and Montgomery reduction operations.
Fig. 3 shows the proposed architecture extensions with the three building blocks integrated into the RISC-V pipeline. The next three subsections elaborate on these contributions.

A. The Tracker Design for the NTT Recognition and Analysis

Fig. 4 depicts the generic structure of the NTT, which has three branches (in assembly) and where the innermost branch loads $U$, $V$, and $\omega$, executes the butterfly and the modular reduction, and finally stores the resulting $O$ and $E$. When the RISC-V core starts executing the instruction group between PC1 and PC2, the tracker analyzes the target NTT algorithm by observing arithmetic instructions and memory load-store operations’ orders on the predefined memory locations. This indeed enables distinguishing the characteristics of different NTT algorithms such as Cooley-Tukey vs. Gentleman-Sande, iterative vs. in-place, and differences in twiddle factor access patterns. The algorithm analysis occurs at run-time; hence, the proposed optimizations do not need to be hard-coded for each distinct NTT specification.

The tracker takes the program counter (PC) register and the memory ports as inputs. The tracker is a finite state machine (FSM) whose states change with the PC jump actions and load-store operations during the first three iterations of the innermost branch—nega-cyclic NTT (e.g., in CRYSTALS-Kyber) requires three iterations to be distinguished. The tracker generates two PC values, one memory address, and the detected NTT configuration as the output. PC1 and PC2 (Fig. 4) shows the boundaries of the innermost loop, and hence, the optimization target.

The tracker determines the ring size by observing the memory load addresses at the first iteration because one of them corresponds to the $\left(\frac{n}{2}\right)th$ address. Thus, our hardware implementation can configure itself for the ring size, $n$, at runtime. The tracker transmits the detected NTT configuration to the controller in 4-bit encoded format: the first bit of the frame shows whether the butterfly operation is Cooley-Tukey or Gentleman-Sande, while the second bit of the frame shows whether the $n$-th root of unity $\omega$ is updated in the second loop or in the innermost loop. The third bit represents if the NTT algorithm is nega-cyclic, while the fourth one indicates whether the $q$ primer number is bigger than 32 bits or not.

B. The Controller Design for RISC-V Resource Sharing

Our architecture extension shares the resources of the RISC-V core but re-purposes them for optimized NTT execution. The objective of the controller is therefore to enable our memory dependency reduction, out-of-order execution, and ALU cascading optimizations, which are all tuned for the NTT. The controller achieves this functionality by switching the authorization owner from the RISC-V core to our butterfly optimizer through the select signals of MUXes (Fig. 3). After the target instructions (between PC1 and PC2) execute, the controller sets the NPC to PC2 before returning the control back to the RISC-V core. While the RISC-V core decides if the PC2 branch is taken or not taken, the controller predicatively loads the value at the next address of $\omega$.

The details of the controller’s operation are as follows. The controller keeps the next PC (NPC) assignment at the current PC value to prevent the RISC-V core to proceed to the next instruction. The RISC-V core bypasses all instructions between the two PC values because the butterfly optimizer handles the instructions that belong to the NTT butterfly and modular reduction operations. When the butterfly optimizer completes, the controller releases the control to RISC-V by assigning PC2 value to the NPC. Thus, after releasing the control, the RISC-V core gives a decision on whether the corresponding branch is taken or not taken. If the branch is taken, the PC value jumps from PC2 to PC1, which means that the controller can get the authorization back. The controller repeats the sequence until the NTT algorithm execution is done. Our architecture does not have its own handler routine for interrupt or multi-threaded processing, it obeys the existing RISC-V core’s interrupt or multi-threaded routines. Although
our implementation does not formally guarantee that there will never be any mispredictions, it has built-in capabilities to detect errors and raise a trap signal for a software trap handler.

The controller also loads twiddle factor, $\omega$, from memory and sends to the butterfly optimizer while the RISC-V core executes the branch instruction and memory is available.

C. The Butterfly Optimizer Design

The butterfly optimizer performs the optimization techniques including out-of-order executions, memory dependence prediction, and ALU cascading [29]–[31]. Fig. 5 shows the resulting, optimized schedule of the NTT innermost loop, which reduces from the baseline cycle count of 122 to 6. The figure shows the case for CRYSTALS-Kyber, which has the Cooley-Tukey butterfly configuration with Montgomery reduction—the NTT of other algorithms can result in different schedules.

The key decision in optimizing the NTT innermost loop is to keep the memory always busy. At each execution, there are four memory loads (for $U, V, q$ and $q_{inv}$) and two stores (for $E$ and $O$), which take 6 cycles to complete (in a pipelined manner). Another important aspect is to combine ALU instructions and to interleave them with the execution of memory load-store instructions. Fig. 5 shows that NTT ALU function can be combined and completed in 5 cycles.

The details of the schedule in Fig. 5 are as follows. The butterfly optimizer sends the higher coefficient address to the memory at the first cycle. The butterfly optimizer sends $q_{inv}$ address to the memory at the second cycle and overlaps the load operation with the multiplication and shift operations for $\omega$, $V$. During the next three cycles, it performs Montgomery reduction, which consecutively performs the logical shift operations after multiplication, addition, and subtraction. We exploited this opportunity to perform ALU cascading—we augmented the RISC-V ALU by cascading the logical shift unit after the multiplier and adder/subtractor data path, to combine multiple instruction into a single one. The butterfly optimizer automatically routes such detected group of instructions into the cascaded ALU. This optimization approach results in reducing the 72 cycles of the reference ALU operations of Montgomery to 4 cycles. The new longer data path is not the critical path of the RISC-V core; hence, it does not cause to reduce the operating clock frequency.

The butterfly overlaps the last step of reduction and load operation for the lower coefficient address. The unit executes the Cooley-Tukey butterfly operation with load-store operations in parallel. The butterfly optimizer controls the operation order and ALU data path with an FSM that is initialized by the controller unit.

The butterfly optimizer also avoids redundant address generations for loading $U, V$ and storing $E$ and $O$ (see Fig. 5). The address generations for these load operation are the same with store operations. Thus, the butterfly reuses the address location instead of re-calculating them.

V. IMPLEMENTATION RESULTS

We used the Verilog HDL and RTL coding to implement the proposed hardware. We synthesized, placed, and routed the code on the Xilinx VIRTEX-7 FPGA (xc7vx690tffg1761-2) with the 2018.3 version of the Xilinx Vivado tool.
Table II: NTT Implementation Results and Comparison to Prior Work

<table>
<thead>
<tr>
<th>Method</th>
<th>Work</th>
<th># of Supported PQ Algorithms</th>
<th>Platform</th>
<th>n</th>
<th>LUTs / REG / DSP / BRAM</th>
<th>Estimated LUTs Count(^a) [35]</th>
<th>Cycle Count</th>
<th>Max Efficiency</th>
</tr>
</thead>
<tbody>
<tr>
<td>HW/SW</td>
<td>[25]</td>
<td>1</td>
<td>Zynq-7000</td>
<td>1024</td>
<td>886 / 618 / 26 / 1</td>
<td>4006</td>
<td>24609</td>
<td>0.101</td>
</tr>
<tr>
<td>HW(^b)</td>
<td>[17]</td>
<td></td>
<td>VIRTEX-7</td>
<td>256</td>
<td>250 / 250 / 250 / 250</td>
<td>22K</td>
<td>7597</td>
<td>0.059</td>
</tr>
<tr>
<td>HW(^b)</td>
<td>[16]</td>
<td>2</td>
<td>VIRTEX-7</td>
<td>1024</td>
<td>4737 / 3243 / 8 / 2</td>
<td>5697</td>
<td>16569</td>
<td>0.106</td>
</tr>
<tr>
<td>HW</td>
<td>[8]</td>
<td></td>
<td>SPARTAN-6</td>
<td>512</td>
<td>240 / 240 / 240 / 240</td>
<td>600</td>
<td>11264</td>
<td>0.593</td>
</tr>
<tr>
<td>HW</td>
<td>[18]</td>
<td></td>
<td>VIRTEX-6</td>
<td>512</td>
<td>240 / 240 / 240 / 240</td>
<td>1469</td>
<td>1691</td>
<td>1.753</td>
</tr>
<tr>
<td>HW</td>
<td>[14]</td>
<td></td>
<td>Zynq-7000</td>
<td>512</td>
<td>980 / 980 / 980 / 980</td>
<td>4100</td>
<td>4616</td>
<td>0.528</td>
</tr>
<tr>
<td>HW/SW</td>
<td>This Work</td>
<td>6</td>
<td>VIRTEX-7</td>
<td>1024</td>
<td>417 / 462 / 0 / 0</td>
<td>417</td>
<td>43756</td>
<td>0.2958</td>
</tr>
</tbody>
</table>

\(^a\):To normalize the area estimation, we converted 1 Xilinx DSP48 to 120 LUTs following earlier work [35]. \(^b\): HLS design.

We also implemented the Berkeley Out-of-Order Machine (BOOM) RISC-V core for comparison. BOOM has a high-performance architecture, which supports complex out-of-order execution, branch-prediction and speculative execution and uses 64-bit base integer, integer multiplication and division, atomic, and single- and double-precision floating-point instructions [34]. We compiled the reference C codes submitted to the NIST post-quantum standardization using NTT—NewHope [1], qTESLA [2], CRYSTALS-Kyber [3], CRYSTALS-Dilithium [4], and Falcon [5]—with riscv-gnu tool-chains referenced in the corresponding git repository for picoRV32 with our extensions [33] and for BOOM [34].

We first compare our results with different RISC-V cores: the baseline PicoRV32-32IM, the extended PicoRV32 with our proposed techniques, and the BOOM-RV64GC. Table I shows that, as expected, BOOM achieves the fastest solutions and reduces the baseline latency by up to 10.9×, while our proposed solution achieves a relatively lower speedup of up to 6×. But our proposed extension occupies far fewer resources compared to BOOM. Therefore, our solution is up to 40× more efficient (in area×delay\(^{-1}\) metric) compared to baseline and BOOM. This validates the efficiency of domain-specific architectures.

Next, we compare our solution with prior hardware, software, and HW/SW co-design methods. Our solution arguably falls under the category of HW/SW co-design. Note that these implementations target different technologies, consider different parameters (n and q), and use different EDA tools; hence, the results present a first-order comparison. Fig. 6 shows the summary of our comparison and Table II provides the details—note that the table does not include ASIC or software microcontroller implementations. The figure reflects different implementation methods and compares their efficiency based on the inverse of area-delay product. The proposed design is superior to the existing HW/SW co-design work (by 3×) and even outperforms some of the pure hardware solutions (by up to 5×). The table shows that, unlike earlier pure hardware designs, our solution can flexibly support all 5 NIST proposals using NTT including the recent updates of CRYSTALS-Kyber.

We thank reviewers for their valuable feedback. This research is supported in part by the by the National Science Foundation under Grant No. 1850373. We acknowledge Xilinx for their FPGA donation.

VI. Conclusions

This paper proposes a domain-specific architecture support and optimization to accelerate the NTT on the FPGA technology. Through dynamic instruction scheduling and optimized ALU, the proposed RISC-V core can achieve up to 6× speedup over the baseline solution, is more efficient than a prior HW/SW co-design by 3×, and even reaches the efficiency of pure hardware accelerators. The proposed design can also identify the NTT execution and automatically map a C code into optimized executions without any change of compiler or manual assembly coding.

VII. Acknowledgements
REFERENCES


