# Integration of 2D CMUT Arrays with Front-End Electronics for Volumetric Ultrasound Imaging

Ira O. Wygant, Student Member, IEEE, Xuefeng Zhuang, Student Member, IEEE, David T. Yeh, Student Member, IEEE, Ömer Oralkan, Member, IEEE, A. Sanli Ergun, Member, IEEE, Mustafa Karaman, Member, IEEE, and Butrus T. Khuri-Yakub, Fellow, IEEE

Abstract—For three-dimensional (3D) ultrasound imaging, connecting elements of a two-dimensional (2D) transducer array to the imaging system's front-end electronics is a challenge because of the large number of array elements and the small element size. To compactly connect the transducer array with electronics, we flip-chip bond a 2D  $16 \times 16$ -element capacitive micromachined ultrasonic transducer (CMUT) array to a custom-designed integrated circuit (IC). Through-wafer interconnects are used to connect the CMUT elements on the top side of the array with flip-chip bond pads on the back side. The IC provides a 25-V pulser and a transimpedance preamplifier to each element of the array. For each of three characterized devices, the element yield is excellent (99 to 100% of the elements are functional). Center frequencies range from 2.6 MHz to 5.1 MHz. For pulse-echo operation, the average -6-dB fractional bandwidth is as high as 125%. Transmit pressures normalized to the face of the transducer are as high as 339 kPa and input-referred receiver noise is typically 1.2 to 2.1 mPa/ $\sqrt{\text{Hz}}$ . The flip-chip bonded devices were used to acquire 3D synthetic aperture images of a wire-target phantom. Combining the transducer array and IC, as shown in this paper, allows for better utilization of large arrays, improves receive sensitivity, and may lead to new imaging techniques that depend on transducer arrays that are closely coupled to IC electronics.

## I. INTRODUCTION

THREE-DIMENSIONAL (3D) ultrasound imaging provides important clinical benefits beyond those of traditional two-dimensional (2D) ultrasound imaging. With 3D ultrasound imaging, in addition to being able to acquire and display volumetric data, 2D cross-sectional scans can be obtained at arbitrary orientations relative to the transducer array, thus providing views of anatomy new to ultrasound imaging. Three-dimensional imaging also greatly increases the utility of analyzing images after the examination, potentially leading to less difficult and less expensive examinations [1].

The authors except for M. Karaman are with the Edward L. Ginzton Laboratory, Stanford University, Stanford, CA 94305 (e-mail: iwygant@stanford.edu).

M. Karaman is with the Electronics Engineering Department, Işik University, Istanbul, Turkey.

Digital Object Identifier 10.1109/TUFFC.2008.652

Three-dimensional ultrasound imaging is substantially more complex than 2D imaging. Fully populated, largearea 2D transducer arrays are desired for better signal-tonoise ratio (SNR) and improved image resolution. Spatial sampling of a 2D transducer aperture requires that the element pitch in both dimensions be less than about one-half the wavelength of ultrasound in tissue. The result is that 2D arrays can have a very large number of elements. For comparison, 1D arrays in current commercial systems commonly have 128 elements. A  $128 \times 128$ -element 2D array has 16,384 elements, which poses significant data processing and packaging challenges. Conventional 1D arrays can be connected to an external imaging system by matching to 50- $\Omega$  microcoaxial cables. However, even for a modestly sized 2D array, using cables and matching circuits would result in a bulky and complex system.

Because 2D array elements have limited size in both dimensions, they are usually much smaller than comparable 1D array elements. Their smaller size means they have a higher electrical impedance [2] and are thus more susceptible to parasitic capacitance. In a 1D array, the effects of parasitic cable capacitance can be avoided by electrically matching the transducer elements with the cables and terminating electronics [3]. However, because of the high equivalent impedance of the 2D array elements, broadband electrical matching is difficult.

A solution to interfacing electronics with 2D transducer arrays is to combine the transducer array with an integrated circuit (IC). A compact connection between an IC and a transducer array results in minimal parasitic capacitance and eliminates bulky cables. Implementing more of the system electronics with an IC can reduce the cost of 3D imaging systems. The functionality provided by the IC also enables a wealth of new imaging techniques that better utilize large arrays; examples include multiplexing the array over a limited number of cables or electronic channels [4], electronically reconfiguring the array for different element patterns [5], and implementing an analog-to-digital converter [6], [7] or beamformer [8] within the IC to reduce the number of connections with an external system.

With the IC presented here, we focus on preamplifiers and pulsers, as they are the basic circuit components of a pulse-echo imaging system. The IC preamplifiers are desired because they can be densely packed and located close to the transducer. Furthermore, they have low parasitic ca-

Manuscript received April 25, 2007; accepted September 25, 2007. This work was supported by NIH grant CA99059. X. Zhuang was supported by a Weiland Family Stanford Graduate Fellowship. D. T. Yeh was supported by a National Defense Science and Engineering Graduate Fellowship.

pacitance and can be custom-designed for a specific transducer design. The advantage of IC pulsers is that they can be provided to every element in the array without expensive external electronics or numerous cables. A drawback of IC pulsers is that they need to be implemented in a highvoltage process if their pulse voltages are to be comparable to those of external pulsers, which are routinely more than 100 V. The potentially lower voltage of IC pulsers can be compensated for by providing a greater number of them. By using more pulsers (with proper focusing delays), the goal of achieving a desired pressure at a given location in the tissue can be achieved with lower pulse voltages. Coded excitation [9] techniques can also be used to compensate for lower pulse voltages. An alternative to IC pulsers is to use high-voltage switches to route externally generated pulse voltages [10]. However, to switch very high voltages, a specialized IC process is needed which may not be ideal for implementation of the digital logic and preamplifiers. Externally provided pulses also require connecting cables.

Ultrasound transducer arrays closely coupled with ICs have been previously demonstrated; examples include a commercial 3D imaging system with electronics in the handle [11], micromachined transducers that are directly fabricated with electronics [10], [12]–[15], and a catheter-based system with CMOS ICs in the probe tip [16]. Additionally, a number of specially designed connectors have been shown [11], [17]–[22] for 2D arrays, which could lead to tighter integration of the transducer array with electronics. Studies focusing on front-end electronics for integration with micromachined transducer arrays include [23]–[25].

The approach to integration presented here is to flipchip bond the IC directly to a capacitive micromachined ultrasonic transducer (CMUT) array. The CMUT array provides through-wafer interconnects that connect the transducer elements on the top side with flip-chip bond pads on the back side [26]. This approach provides a large number of densely packed connections and is relatively simple as it relies on industry-standard flip-chip bonding techniques and does not require a special interface connector. It also does not have the limitations imposed by fabricating the array on the IC, which include restrictions on the type of micromachining processes used to make the transducer array. For piezoelectric transducer arrays, directly flip-chip bonding to an IC is generally not an option as the dicing saw used to separate the elements would damage the IC. However, a piezoelectric array could be bonded to an intermediate connector, such as a flex circuit, which in turn could be flip-chip bonded to the IC. The simplicity of directly bonding to an IC is an advantage of using a CMUT array with through-wafer interconnects.

In this paper, we present the design and characterization of a  $16 \times 16$ -element 5-MHz CMUT array which is integrated with a custom-designed IC using flip-chip bonding (Fig. 1). With this device, we are targeting an intracavital ultrasound imaging application, although the design could be extended to different applications. Invasive 3D ultrasound imaging devices based on 2D piezoelectric transducer arrays are described in [27], [28]. In those works, the



Fig. 1. Diagram of an imaging probe with a 2D CMUT array integrated with the front-end circuitry of an imaging system.

transducer arrays are connected with cables to a 3D imaging system with 512 transmitters and 256 receivers; realtime *in vivo* imaging results are presented that illustrate the utility of invasive 3D ultrasound imaging. Similarly designed probes would benefit from transducers integrated with electronics.

In the following sections, we present the fabrication of a  $16 \times 16$ -element CMUT array with through-wafer interconnects, techniques used to flip-chip bond the array to an IC, the IC design, characterization of the CMUT array and interconnects, and synthetic aperture imaging of a wire-target phantom.

#### II. DESIGN AND IMPLEMENTATION

## A. CMUT Arrays

We designed and fabricated  $16 \times 16$ -element CMUT arrays with an element pitch of 250  $\mu$ m to study combining a CMUT array with an IC and for application in intracavital ultrasound imaging.

For design of the CMUT membrane and cavity dimensions we used a combination of the CMUT equivalent circuit model [29], analytical calculations of membrane deflection [30], finite element modeling [31], and experimental data from past designs. Key parameters for the design are shown in Table I. Arrays with a range of membrane diameters and membrane thicknesses were fabricated to cover a range of frequencies and collapse voltages. The arrays were fabricated using a sacrificial layer etch process [32], [33], which is summarized in Fig. 2. Pictures of the fabricated arrays are shown in Fig. 3.

An element pitch of 250  $\mu$ m was chosen to simplify the IC layout at the expense of increased grating lobes due to the greater than  $\lambda/2$  element pitch. With a pitch of 250  $\mu$ m, the circuitry and bond pad dedicated to an element fits into an area equal to the element area; thus, the bulk of the IC can consist of a 16 × 16 array of identical cells. In general, however, the IC does not restrict the



Fig. 2. Basic process flow used to fabricate the CMUTs. (a) The process starts with a high-resistivity silicon wafer. (b) To form the throughwafer interconnects, 20- $\mu$ m diameter holes are etched through the wafer using deep reactive ion etching (DRIE). An oxide layer is grown to insulate the interconnects from the substrate. (c) Polysilicon is deposited and then doped to create the conductive parts of the through-wafer interconnects. (d) The vias are filled with undoped polysilicon. The polysilicon on the wafer surface is then etched back. (e) Polysilicon is redeposited, doped, and patterned to create the bottom electrode of the CMUTs and the flip-chip bond pad on the back side. (f) A nitride layer is deposited to insulate the bottom electrode. (g) CMUT cell cavity areas are defined. (h) Channels for the sacrificial etchant are defined. (i) A layer of nitride is deposited to form the membrane. Etch holes are opened. (j) The sacrificial layer is etched away to form the cavities. (k) The etch holes are sealed. (l) Gold is deposited and patterned for the top electrodes and flip-chip bond pads.

element pitch. The IC can be larger or smaller than the transducer array as long as the IC's flip-chip bond pads align with those of the transducer array.

Metal-insulator-semiconductor (MIS) through-wafer interconnects similar to those reported in [26] connect the CMUT elements on the top side of the wafer to flip-chip bond pads on the back side. The interconnects are fabricated in steps (a) through (e) of the process flow shown in Fig. 2. Cross sections of the interconnects are shown in Fig. 3(e) and (f). Interconnects based on pn-junctions have also been demonstrated for CMUTs [34]. Compared with pn-junction interconnects, MIS interconnects have slightly higher parasitic capacitance but can tolerate higher voltages and voltages of either polarity. To reduce the parasitic capacitance of the MIS interconnects, the arrays were fabricated using low-doped silicon wafers ( $\rho > 10,000 \ \Omega$ -cm). As described in Section III-A, the capacitance of an interconnect is as low as 60 fF.

The dc bias voltage for the array is connected to flipchip bond pads on the IC, which are connected to the top electrode of the array with through-wafer interconnects. The top electrode of the array is common to all of the elements and is used to bias the CMUTs. Fig. 4(b) shows how the bias voltage is applied. Resistor  $R_b$  and capacitor  $C_b$  are shared by all of the elements. Resistor  $R_b$  is several hundred kilohms and serves to limit the current in case an element is shorted and to isolate the voltage supply. Capacitor  $C_b$  is a large capacitor (hundreds of nanofarads or more) that filters out noise from the high-voltage supply and provides an ac ground for the transducer. On the back side of the array, the dc bias is connected to a grid of lines which connect to the silicon substrate [Fig. 3(c)]. As



Fig. 3. Pictures and scanning electron micrographs (SEMs) of the CMUT array and through-wafer interconnects. (a) SEM of an individual 250- $\mu$ m × 250- $\mu$ m element. (b) Closeup of several 30- $\mu$ m-diameter membranes. (c) Back side of the CMUT array. (d) Back side of several elements. (e) Cross section of a device flip-chip bonded using anisotropic conducting film (ACF). (f) SEM of the edge of a cleaved wafer showing a through-wafer via.



Fig. 4. Top-level circuit diagrams of the integrated circuit (IC). (a) Row and column decoders select a single element. All of the elements in a column share a single output buffer. (b) The IC provides each element with a pulser, preamplifier, high-voltage switch, and basic logic. The high-voltage switch protects the low voltage electronics of the amplifier during transmit. The logic controls the pulser state (high, low, or high impedance), switch, and amplifier power.

TABLE I CMUT Array Parameters.

Array size (elements)	$16 \times 16$
Element pitch $(\mu m)$	250
CMUT membrane diameter $(\mu m)$	24, 30, 36
Number of membranes per element	24,  35,  48
Membrane thickness $(\mu m)$	0.6,  0.5,  0.8
Cavity thickness $(\mu m)$	0.1
Insulating layer thickness $(\mu m)$	0.15
Silicon substrate thickness $(\mu m)$	400
Flip-chip bond pad diameter $(\mu m)$	50
Through-wafer interconnect diameter $(\mu m)$	20
Silicon wafer resistivity ( $\Omega$ -cm)	> 10,000

described in Section III-A, the silicon substrate is biased to reduce the parasitic capacitances of the through-wafer interconnect, the flip-chip bond pad, and the bottom electrode of the CMUT.

A drawback of applying dc bias voltage to the top electrode of the array is that it is applied to the side of the array which is exposed to the patient. Alternatively, the top electrode could be grounded and the voltage supplies for the IC shifted by the desired dc bias voltage.

## B. Integrated Circuit with Pulsers and Preamplifiers

The IC provides a transmit and receive circuit to every element of the array. This circuit consists of a pulser, a transimpedance amplifier, and a switch that protects the low-voltage amplifier electronics from the pulser's output. A circuit with the same basic topology was first implemented in a 2.5-V standard CMOS process [35]. For this work, we adapted those low-voltage circuits to a highvoltage process and made an array of circuits for imaging with a 2D array.

The circuitry dedicated to each transducer element is designed to occupy the same area as the element (250- $\mu$ m × 250- $\mu$ m). Each column of elements shares an output buffer which drives the load associated with the imaging system and connecting cables. The IC was designed for a high-voltage process (National Semiconductor, Santa Clara, CA). This process has two metal layers and a minimum feature size of 1.5  $\mu$ m. Devices provided by the process include standard and high-voltage 1.5- $\mu$ m CMOS devices, bipolar devices, and DMOS devices. For the pulser circuitry we use the high-voltage CMOS devices. For the remaining circuitry we use the standard CMOS devices.

To simplify the circuit design and data acquisition for this initial implementation of the electronics, the IC uses a single element at a time for transmit and receive. The active element is selected with four-bit row and column addresses. Although this design is simple compared to a multichannel system, the IC can be used for pulse-echo characterization of each element in the array and for realtime 3D synthetic-aperture imaging. The top-level design of the IC is illustrated in Fig. 4. Schematics of the pulser, preamplifier, and switch are shown in Fig. 5.

The timing of the transmit pulse and preamplifier startup is shown in Fig. 6. When the signal TX\_EN [Fig. 5(d)] is high, the selected element is used to transmit: the preamplifier is turned off, the protection switch is opened, and the pulser output voltage is controlled by TX\_PULSE. The duration of the TX\_PULSE signal determines the duration of the output pulse. When TX\_EN is low, then the selected element is used for receive: the preamplifier is turned on, the protection switch is closed, and the pulser output has a high impedance.

The receive circuitry uses a 5-V power supply and consumes 9 mW of power when an amplifier is enabled for receive. About 60% of the power is used by the enabled output buffer; the remainder is used by the enabled preamplifier. The power consumption was determined such that a 16-channel implementation of the IC would consume less than 150 mW, which is comparable to the 100-mW power limit given in [16] for an intravascular ultrasound IC.

To target low power or high channel count applications, the IC could be designed to consume less power per channel. Using the same IC process technology, the power consumption of the preamplifier could be reduced primarily at the expense of noise performance. Using a process with a lower supply voltage and finer features would reduce power consumption for both the preamplifier and buffer. Some buffer power could be saved by using a more efficient buffer circuit. More significantly, buffer power could be saved by reducing the total gain of the preamplifier and buffer. Ideally the gain of the preamplifier and buffer should be just large enough that the noise at the output of the buffer dominates the input-referred noise of the following stage. If the gain is any higher, the SNR for the system does not improve but the buffer consumes more power to swing larger voltages. In the IC presented, assuming the buffer drives the input of a typical ultrasound data acquisition system, the total preamplifier and buffer gain could be reduced without loss in SNR.

The pulser circuit [Fig. 5(a)] is based on the first stage of the pulser circuit described in [36]. High-voltage transistors MN1, MN1', MP1, and MP1' are used to increase the pulse voltage. The pulser's output is 25 V, 0 V, or high impedance, depending on the values of input signals IN\_P and IN\_N. The high impedance state is used during receive. The transistors of the pulser circuit are sized to provide pulses as short as 100 ns to a 2.5-pF load. The pulser occupies roughly one-third of the 250- $\mu$ m × 250- $\mu$ m IC area dedicated to each element.

The preamplifier circuit [Fig. 5(b)] is a transimpedance amplifier [37], [38] composed of a single-ended amplifier and a 430-k $\Omega$  feedback resistor. The single-ended amplifier consists of a common-source amplifier with a gain of -100 V/V followed by a source follower. A transimpedance amplifier acts as a current-to-voltage converter. It has a low input impedance which is well-suited for highimpedance sources [37]. The preamplifier was designed to have minimal noise, a bandwidth of 10 MHz, and a power consumption of 4 mW. For circuit simulations, the input to the amplifier was modeled with the CMUT equivalent circuit described in [29] with an additional parasitic capacitance of 1 pF.



Fig. 5. Transmit and receive electronics provided to each element of the transducer array. (a) The pulser circuit provides up to 25-V unipolar pulses and is designed to provide pulses as short as 100 ns to a 2.5-pF load. Cross-coupled gates MP2 and MP2' provide positive feedback that decrease the switching time, similar to a standard flip-flop. High-voltage devices MP1, MP1', MN1, and MN1' increase the maximum pulse voltage by limiting the voltage at the drains of the low-voltage transistors. (b) The transimpedance amplifier is composed of a common-source amplifier MN2, followed by a source follower buffer MN3, with feedback resistance  $R_f$  connected between the input and output. The switches controlled by RX\_EN allow the amplifier to be powered on and off. (c) The switch consists of a single high-voltage NMOS transistor. (d) If the ROW\_SEL and COL\_SEL signals are high, then the logic for an element opens the high-voltage switch during transmit; during receive, it closes the switch and powers on the amplifier.

The gain of the transimpedance amplifier is set by the feedback resistance  $R_f$ . At dc, the gain is equal to  $-R_f$ , which is  $-430 \ \mathrm{k\Omega}$  in our design. The input resistance is equal to the feedback resistor divided by the open-loop gain of the single-ended amplifier ( $430 \ \mathrm{k\Omega}/100 = 4.3 \ \mathrm{k\Omega}$ ). When the feedback resistance is so large that the bandwidth is dominated by the capacitance in parallel with the feedback resistor, the bandwidth is approximated by

$$\omega_{\rm amp} = \frac{1}{R_f C_f},\tag{1}$$

where  $C_f$  is the parasitic capacitance in parallel with the feedback resistor [37].

The primary noise sources of the transimpedance amplifier are the noise of the common-source amplifier and the feedback resistor. The equivalent current noise of the common-source amplifier is insignificant because of the large input impedance of the CMOS transistors. The equivalent voltage noise of the common-source amplifier is largely affected by device sizing and the circuit technology used. The feedback resistor value has the largest impact on noise performance. It contributes an input-referred noise current of  $\sqrt{4kT/R_f}$ . Because the input-referred noise is inversely proportional to the feedback resistance, a simple design approach is to make the feedback resistor as large as possible while still meeting the bandwidth requirements. Thus, the maximum value of the feedback resistor is set by (1), where  $C_f$  is dominated by the gate-drain capacitance of transistor MN2 in Fig. 5(b).

The purpose of the output buffer is to drive the impedance of the connecting cable and input of the imag-



Fig. 6. Measurement showing the control signals and amplifier startup.

ing system. We use a source follower buffer because of its simple design and wide bandwidth. We designed the buffer to drive a 50-pF load with a 1-V peak-to-peak 5-MHz signal; with this specification, the buffer can drive a short cable with large signals. For large signals, the buffer must source a current of  $2\pi f A C_{\text{load}}$ . For our specifications, f is 5 MHz,  $C_{\text{load}}$  is 50 pF, and A is 500 mV, which results in a current of 785  $\mu$ A. We conservatively biased the buffer with 1 mA. The bandwidth of the source follower buffer is approximately  $C_{\text{load}}/g_m$ , where  $g_m$  is the transconductance of the source follower transistor. The  $g_m$  requirement determines the transistor size of the source follower; we sized the transistor so that the buffer would have negligible rolloff in gain at 10 MHz. The noise contribution of the buffer is negligible compared to the output noise of the preamplifier.

A photo of the IC illustrating the general layout of the fabricated chip is shown in Fig. 7. The IC measures 5.6 mm by 6.9 mm. For intravascular ultrasound imaging, the IC would need to be smaller, on the order of 2 mm by 2 mm or less. Flip-chip bonding technology would probably not impede decreasing the IC's size, as pad pitches as small as 50  $\mu$ m can be bonded with current technology [39]. Using the existing circuitry, the IC could be made smaller by using a process with smaller feature sizes.

## C. Flip-Chip Bonding

A picture of a CMUT array flip-chip bonded to the IC is shown in Fig. 8. We used two flip-chip bonding techniques to connect the IC to the transducer array. For both techniques, a 20/20/300-nm Ti/Cu/Au metal stack was evaporated on the flip-chip bond pads of the transducer array. This metal stack enhances electrical contact and provides the under-bump metallurgy (UBM) required for flip-chip bonding.



Fig. 7. Photo of the integrated circuit labeled to illustrate the general layout.



Fig. 8. A CMUT array flip-chip bonded to the integrated circuit.

The first flip-chip bonding technique is based on anisotropic conducting film (ACF). A wire bonder is used to form 25- $\mu$ m-diameter, 25- $\mu$ m-tall gold stud bumps on the 50- $\mu$ m × 50- $\mu$ m IC bond pads. A layer of ACF (FP1708E; Sony Chemicals, Tokyo, Japan) is then laminated on the stud-bumped IC. A flip-chip bonder (Model M8; Research Devices Inc., Piscataway, NJ) is used to align and bond the two parts by heating to a peak temperature of 190°C for 20 s and applying a pressure of 30 g/bump. The ACF is cured at this temperature. The ACF conducts at the points where it is squeezed between the CMUT pads and the gold bumps. Fig. 9(a) illustrates an ACF flip-chip bond. Fig. 10(a) shows the cross section of a flipchip bonded device.

The second method used for flip-chip bonding is based on depositing eutectic Sn/Pb solder balls on the IC. For



Fig. 9. Diagrams of flip-chip bonds made with (a) anisotropic conducting film (ACF) and (b) solder jetting.



Fig. 10. Cross sections of devices bonded with (a) anisotropic conducting film (ACF) and (b) solder jetting.

this method, an electroless plating process (Pac Tech USA, Santa Clara, CA) is first used to coat the IC bond pads with a 5- $\mu$ m-thick Ni/Au layer. Next, a solder jetting process (Pac Tech USA) is used to deposit 80- $\mu$ m-diameter solder balls on the pads. For bonding, the IC and transducer array are aligned and then heated to 150°C with 4 g/bump of applied pressure. Solder reflow is done in an inert oven heated to 200°C at atmospheric pressure. Fig. 9(b) illustrates a flip-chip bond made using this process. The cross section of a bonded device is shown in Fig. 10(b).

#### III. CHARACTERIZATION

#### A. Through-Wafer Interconnects

We measured the equivalent parallel capacitance and series resistance of the through-wafer interconnects to estimate their effect on device performance. Because the through-wafer interconnects are fabricated before the CMUTs, they can be conveniently characterized on their own, prior to fabrication of the CMUTs on top of them. The total capacitance between the flip-chip bond pad and

the silicon substrate (for this measurement, the silicon substrate was connected to ground) was measured (Fig. 11) with an LCR meter (4275A; Agilent Technologies, Palo Alto, CA). The flip-chip bond pad, through-wafer interconnect, and bottom electrode of the CMUT all form metal-insulator-semiconductor (MIS) structures with the silicon bulk. The total parasitic capacitance is the sum of these MIS capacitances. Because MIS capacitance is a function of voltage, the total parasitic capacitance depends on the applied voltage. Fig. 12 shows the measured capacitance as a function of dc voltage. The two regions of the capacitance curve, corresponding to accumulation and depletion in the bulk silicon, are typical for an MIS structure made with n-type silicon and operated at high frequencies [40]. As shown in Fig. 12, the capacitance varies between 100 fF and 500 fF, depending on the dc bias.

The measured capacitance shown in Fig. 12 is the total capacitance of the through-wafer interconnect, bottom CMUT electrode, and flip-chip bond pad. Because the sizes of the bottom electrode and flip-chip bond pad may vary between designs, it is useful to calculate the capacitance of the through-wafer interconnect alone, which is done by calculating the interconnect's area of contact with the silicon bulk relative to the bottom electrode and flip-chip bond pad areas. The calculated through-wafer interconnect capacitance in the accumulation region is about 250 fF. In the depletion region, the calculated interconnect capacitance is less than 60 fF. This depletion region capacitance is approximately eight times lower than the MIS through-wafer interconnect capacitance reported in [26]. This reduction in capacitance is largely due to the high resistivity ( $\rho > 10,000 \ \Omega$ -cm) silicon wafers used. These measurements demonstrate the minimal parasitic capacitance that results from integrating the electronics with the transducer array. For comparison, coaxial cable used in ultrasound systems has parasitic capacitance on the order of 50 to 100 pF/m [41].

The MIS capacitance of the through-wafer interconnect depends on the polarity of the substrate voltage (Fig. 12).



Fig. 11. Structures measured to determine (a) parasitic capacitance and (b) series resistance of the through-wafer interconnects.



Fig. 12. Combined capacitance of the through-wafer interconnect, flip-chip bond pad, and bottom electrode as a function of DC voltage.

Since the substrate is connected to the dc bias, the MIS capacitance depends on the polarity of the CMUT dc bias voltage. We use a negative dc bias voltage even though it results in slightly more parasitic capacitance. The reason is that for a positive pulse voltage (applied to the bottom electrode) a negative dc bias (applied to the top electrode) results in the highest total voltage across the CMUT. More net voltage across the CMUT, and a correspondingly higher electric field, translates to more output pressure for a given pulse voltage.

The series resistance of the via was measured using an ohmmeter as illustrated in Fig. 11(b). The series resistance is about 20  $\Omega$ , which is negligible compared to the equivalent series resistance of the CMUT elements (kilohms), pulser output impedance (tens of ohms), and preamplifier input resistance (kilohms).

## B. Device Capacitance

Before flip-chip bonding the finished array to the IC, the input impedance of each element of an array was measured with a network analyzer (8751; Agilent Technologies). This measurement was made by first calibrating the network analyzer with the measurement probe (ACP40-W-GS-150; Cascade Microtech, Inc., Beaverton, OR) and then contacting the back side of the transducer element to be tested. Element capacitance values extracted from the measured S11 parameters are shown in Fig. 13. The mean element capacitance was 1.57 pF with a standard deviation of 0.13 pF.



Fig. 13. 2D (top) and 1D (bottom) plots of transducer element capacitance.

## C. Amplifier Performance

We measured the output-referred noise of the preamplifier and buffer in a flip-chip bonded device by connecting the buffer's output to a spectrum analyzer (Model 2712; Tektronix, Beaverton, OR) and recording the noise voltage as a function of frequency (Fig. 14). The recorded noise did not change as a function of the CMUT bias voltage, which indicates that the noise is dominated by the electrical noise of the preamplifier and buffer and not acoustical sources.

An input-referred pressure noise or noise equivalent pressure (NEP) [42] was determined by dividing the amplifier's output noise by the receive sensitivity values in Fig. 15(b). At 5 MHz, this conversion yields a typical NEP of 1.8 mPa/ $\sqrt{\text{Hz}}$  or equivalently 65 dB relative to 1  $\mu$ Pa/ $\sqrt{\text{Hz}}$ .

TABLE II Ultrasound Properties of Materials Used for Testing Imaging Arrays.

	Soybean oil $[52]$	Water $[53]$	Tissue [54]
Density $(kg/m^3)$	913	1000	1050
Sound velocity (m/s)	1480	1497	1570
Acoustic impedance (MRayls)	1.35	1.49	1.65
$\alpha (1/\text{m-Hz}^k)$	$7.3 \times 10^{-12}$	$2.2\times10^{-14}$	$5.8 \times 10^{-6}$
k	1.85	2	1



Fig. 14. Output noise of the preamplifier measured with a spectrum analyzer.

Comparing the frequency content of the one-way hydrophone measurements and the pulse-echo measurements indicates that the amplifier bandwidth does not limit the transducer's bandwidth. This is in agreement with the simulated bandwidth of 9.5 MHz for a 2-pF source capacitance. Measuring the amplifier's frequency response on its own is difficult because capacitance of more than a few picofarads at the input significantly reduces the amplifier's bandwidth. An on-chip test structure as used in [16] is one way of characterizing the amplifier without connecting it to a transducer.

#### D. Pulse-Echo Signal from a Plane Reflector

For pulse-echo and imaging tests, a 5-cm  $\times$  5-cm  $\times$  4cm acrylic tank was built. A rectangular hole was cut in the bottom of the tank to create an acoustic window for the array. The tank was then glued to a ceramic package that contained the flip-chip bonded device. For imaging and pulse-echo tests, the tank was filled with soybean oil.

We use soybean oil instead of water because it is nonconducting; thus, we can test the device in immersion without insulating the bond wires and electrodes of the CMUT and IC. Furthermore, the acoustic impedance and speed in soybean oil are similar to those for water and tissue (Table II). For *in vivo* testing, the device would need to be insulated. We have previously demonstrated CMUTs insulated with parylene for operation in water [43]. In general, insulating procedures used for piezoelectric arrays can also be used for CMUT arrays.

To measure the pulse-echo signal received from a plane reflector, we acquired the pulse-echo signal from the oilair interface at 15 mm for each element of the array (Figs. 16, 17, and 18) with an oscilloscope (model 54825;



Fig. 15. Output pressure and receive sensitivity measurements based on hydrophone and pulse-echo measurements. (a) Transducer output pressure normalized to the face of the transducer. (b) Receive sensitivity at the output of the amplifier as a function of DC bias voltage.

Agilent Technologies). The frequency responses show wide bandwidth and good element-to-element uniformity. In the pulse-echo signals shown in Fig. 16(a) and (b), there are small signals following the main pulse. These signals might be due to crosstalk between the elements [2], particularly since they are more pronounced for elements in the center. A way of reducing this crosstalk could be to coat the array with a thin attenuating layer that would suppress laterally moving waves [44]; the insulating or matching layers used to coat the array could also serve this purpose. The characterization and suppression of crosstalk in CMUTs [45]–[48] is an ongoing topic of investigation.

The peak-to-peak transmitted pressure was measured for four elements of the array. These four elements included the one with the largest pulse-echo response and three with typical pulse-echo responses. The pressure was measured at a distance of 4 mm from the array using a calibrated hydrophone (model PZT-Z44-0400; Onda Corporation, Sunnyvale, CA). The pressure was then normalized to the face



Fig. 16. Pulse-echo signals from a plane reflector at 15 mm. Results for the elements at row 16, column 4 and row 8, column 8 are chosen to represent the range of performance. The element at row 16, column 4 has the largest pulse-echo amplitude. The element at row 8, column 8 is a typical element from the center of the array. (a) Pulse-echo signal for the element at row 16, column 4. (b) Pulse-echo signal for the element at row 8, column 8. (c) Pulse-echo signal from Fig. 16(a) shown with envelope detection. The -6-dB width is 177 ns. (d) Pulse-echo signal from Fig. 16(b) shown with envelope detection. The -6-dB width is 190 ns. (e) Fourier transform of the pulse-echo signal shown in Fig. 16(a). A polynomial is fit to the Fourier transform to estimate the center frequency and bandwidth. (f) Fourier transform of the pulse-echo signal shown in Fig. 16(b).

of the transducer by compensating for the diffraction and attenuation losses. The frequency dependent attenuation of pressure is modeled using

$$P = P_0 e^{\alpha f^k z},\tag{2}$$

where  $P_0$  is the pressure at the face of the transducer, f is frequency in Hz, z is the propagation distance in meters, and constants  $\alpha$  and k are taken from Table II. At a distance of 4 mm and frequency of 5.1 MHz, these losses were calculated to be 26 dB. The normalized pressure as a function of bias voltage is shown in Fig. 15(a). The measured receive sensitivity for the same four elements is shown in Fig. 15(b).

The pulse-echo results discussed so far and the imaging results in the following section are for device 1 of Table III. The characterization results of two other devices are also summarized in Table III.

#### E. Imaging Results

Because the IC uses a single element at a time, we use classic synthetic aperture (CSA) imaging. With CSA imaging, each element is used one at a time for both transmit and receive. Three-dimensional images are reconstructed from the acquired pulse-echo signals using a standard delay-and-sum algorithm. For an imaging depth of 30 mm, each pulse-echo signal is 40  $\mu$ s long. Thus, acquiring all 256 pulse-echo signals requires about 10 ms, which corresponds to 100 frames per second. For the images presented here, data were acquired over several minutes using an oscilloscope. Data acquisition at a rate of 30 frames per second using an FPGA-based data acquisition system was demonstrated in [49].

We constructed a wire-target phantom using  $150-\mu m$  (6-mil)-diameter fishing line. The basic geometry of the target is shown in Fig. 19. Acquired 2D images of the tar-



Fig. 17. 2D (top) and 1D (bottom) plots of element-to-element variation in the pulse-echo signal for a plane reflector at 15-mm. (a) Variation in peak-to-peak voltage. (b) Variation in center frequency. (c) Variation in -6-dB pulse-echo fractional bandwidth.

 TABLE III

 Performance Summary of Three Devices.

Device parameter	1	2	3
Membrane diameter $(\mu m)$	30	30	24
Number of membranes per element	35	35	48
Element width $(\mu m)$	200	200	204
Membrane thickness $(\mu m)$	0.6	0.5	0.6
Flip-chip bonding technology	ACF	Solder-jetting	ACF
Center frequency, mean (MHz)	5.1	2.3	5.7
Center frequency, standard deviation (MHz)	0.10	0.19	0.50
Pulse-echo $-6$ dB fractional bandwidth, mean (%)	125	65	105
Pulse-echo $-6$ dB fractional bandwidth, standard deviation (%)	4.3	17	13
Pulse-echo voltage standard deviation (%)	34	12	17
Peak-to-peak output pressure [best, typical] (kPa)	225, 139	330, 314	339, 275
Receive sensitivity [best, typical] (mV/kPa)	76, 47	73, 63	72, 67
Input-referred noise [best, typical] (mPa/Hz)	1.1,  1.8	1.8, 2.1	1.1, 1.2
Bias voltage (V)	-17.3	-30.3	-45
Number of working elements	255	256	255



Fig. 18. The average of the Fourier transforms of the pulse-echo signals for all 255 working elements. The curve is corrected for frequency-dependent attenuation and diffraction losses for a two-way distance of 30 mm.



Fig. 19. Diagram of the wire-target phantom used for imaging. The minimum spacing between the lines is 800  $\mu m.$ 



Fig. 20. Two-dimensional images obtained of the wire-target phantom illustrated in Fig. 19. Data for these images were averaged 16 times. The images are shown log-compressed with a dynamic range of 25 dB and a gamma correction of 1/0.8. For the images shown with apodization, the elements were weighted to compensate for variation in pulse-echo response and then weighted with a 2D Hamming function. (a) Unapodized X-Z cross section. (b) Unapodized Y-Z cross section. (c) Apodized X-Z cross section. (d) Apodized Y-Z cross section. (e) Lateral profile of the center wire seen in (a) and (b). The -6-dB width of the unapodized profile is  $3.2^{\circ}$ . (f) Axial profile of the center wire seen in (a) and (b). The profile correspond to the front and back sides of the 150- $\mu$ m-diameter fishing line.

get are shown in Fig. 20. Medical image viewing software [50] was used to render the acquired volumetric image; the 3D rendering is shown in Fig. 21.

There are significant grating lobes in the images because of the CSA image acquisition and array pitch. Theoretically, the grating lobes should appear at an angle of  $\operatorname{arcsin}(\lambda/(2d))$ , where  $\lambda$  is the wavelength and d is the element pitch. For a 5-MHz center frequency and an element pitch of 250  $\mu$ m, the grating lobes are expected to appear at  $\pm 37^{\circ}$ , as observed in the images.

Significant improvements in image quality could be obtained with an IC that uses more than one element at a time for transmit and receive. The main drawbacks of CSA imaging compared with techniques that use more elements for transmit and receive are lower SNR, higher sidelobe levels, and grating lobes that appear at smaller off-axis angles. Several transmit and receive array designs, including CSA, are compared for a 5-MHz  $16 \times 16$ -element transducer array in [51].

# IV. CONCLUSION

In this paper we demonstrate that flip-chip bonding a 2D CMUT array to an IC is a compact means of providing electronics to a transducer array and results in minimal



Fig. 21. 3D-rendered image obtained of the phantom shown in Fig. 19. Data for this image were averaged 16 times. The image is shown with log compression and a dynamic range of approximately 15 dB.

parasitics. Furthermore, with these results we demonstrate an ultrasound imaging device with wide bandwidth, excellent sensitivity, and high element yield.

The combination of a CMUT array with an IC benefits 3D ultrasound imaging by enabling systems that utilize large arrays and that are more sensitive, simpler, and less expensive. These benefits extend to other applications of ultrasound imaging as well.

#### Acknowledgment

IC fabrication was provided by National Semiconductor (Santa Clara, CA). Bill Broach and the members of the portable power group at National Semiconductor provided valuable circuit advice. Promex Industries, Inc. (Santa Clara, CA) provided flip-chip bonding, gold studbumping, and wire bonding services. Pac Tech USA Inc. (Santa Clara, CA) provided solder-jetting and electroless Ni/Au bumping services. Work was performed in part at the Stanford Nanofabrication Facility (a member of the National Nanotechnology Infrastructure Network), which is supported by the National Science Foundation under Grant ECS-9731293, its lab members, and the industrial members of the Stanford Center for Integrated Systems.

#### References

- B. R. Benacerraf, C. B. Benson, A. Z. Abuhamad, J. A. Copel, J. S. Abramowicz, G. R. Devore, P. M. Doubilet, W. Lee, A. S. Lev-Toaff, E. Merz, T. R. Nelson, M. J. O'Neill, A. K. Parsons, L. D. Platt, D. H. Pretorius, and I. E. Timor-Tritsch, "Threeand 4-dimensional ultrasound in obstetrics and gynecology: Proceedings of the American Institute of Ultrasound in Medicine Consensus Conference," J. Ultrasound Med., vol. 24, no. 12, pp. 1587–1597, 2005.
- [2] D. Turnbull and F. Foster, "Fabrication and characterization of transducer elements in two-dimensional arrays for medical ultrasound imaging," *IEEE Trans. Ultrason., Ferroelect., Freq. Contr.*, vol. 39, no. 4, pp. 464–475, 1992.
- [3] T. Rhyne, "Characterizing ultrasonic transducers using radiation efficiency and reception noise figure," *IEEE Trans. Ultra*son., Ferroelect., Freq. Contr., vol. 45, no. 3, pp. 559–566, 1998.

- [4] J. Johnson, M. Karaman, and B. T. Khuri-Yakub, "Coherentarray imaging using phased subarrays. Part I: Basic principles," *IEEE Trans. Ultrason.*, *Ferroelect.*, *Freq. Contr.*, vol. 52, no. 1, pp. 37–50, 2005.
- [5] R. Fisher, K. Thomenius, R. Wodnicki, R. Thomas, S. Cogan, C. Hazard, W. Lee, D. Mills, B. Khuri-Yakub, A. Ergun, and G. Yaralioglu, "Reconfigurable arrays for portable ultrasound," in *Proc. IEEE Ultrason. Symp.*, vol. 1, 2005, pp. 495–499.
- [6] K. Kaviani, O. Oralkan, P. Khuri-Yakub, and B. Wooley, "A multichannel pipeline analog-to-digital converter for an integrated 3-D ultrasound imaging system," *IEEE J. Solid-State Circuits*, vol. 38, no. 7, pp. 1266–1270, 2003.
- [7] C. M. W. Daft, S. Panda, P. A. Wagner, and I. Ladabaum, "Two approaches to electronically scanned 3D imaging using cMUTs," in *Proc. IEEE Ultrason. Symp.*, 2006, pp. 685–688.
- [8] M. Karaman, A. Atalar, and H. Koymen, "VLSI circuits for adaptive digital beamforming in ultrasound imaging," *IEEE Trans. Med. Imag.*, vol. 12, no. 4, pp. 711–720, 1993.
- [9] R. Chiao and X. Hao, "Coded excitation for diagnostic ultrasound: A system developer's perspective," *IEEE Trans. Ultra*son., Ferroelect., Freq. Contr., vol. 52, no. 2, pp. 160–170, 2005.
- [10] C. Daft, S. Calmes, D. da Graca, K. Patel, P. Wagner, and I. Ladabaum, "Microfabricated ultrasonic transducers monolithically integrated with high voltage electronics," in *Proc. IEEE Ultrason. Symp.*, vol. 1, 2004, pp. 493–496.
- [11] B. Savord and R. Solomon, "Fully sampled matrix transducer for real time 3D ultrasonic imaging," in *Proc. IEEE Ultrason.* Symp., vol. 1, 2003, pp. 945–953.
- [12] P. C. Eccardt and K. Niederer, "Micromachined ultrasound transducers with improved coupling factors from a CMOS compatible process," *Ultrasonics*, vol. 38, no. 1-8, pp. 774–780, 2000.
- [13] R. A. Noble, R. R. Davies, M. M. Day, L. Koker, D. O. King, K. M. Brunson, A. R. D. Jones, J. S. McIntosh, D. A. Hutchins, T. J. Robertson, and P. Saul, "Cost-effective and manufacturable route to the fabrication of high-density 2D micromachined ultrasonic transducer arrays and (CMOS) signal conditioning electronics on the same silicon substrate," in *Proc. IEEE Ultrason. Symp.*, vol. 2, 2001, pp. 941–944.
- [14] Y. Mo, T. Tanaka, K. Inoue, K. Yamashita, and Y. Suzuki, "Front-end processor using BBD distributed delay-sum architecture for micromachined ultrasonic sensor array," J. Microelectromech. Syst., vol. 12, no. 4, pp. 506–512, 2003.
- [15] C. Daft, P. Wagner, B. Bymaster, S. Panda, K. Patel, and I. Ladabaum, "cMUTs and electronics for 2D and 3D imaging: Monolithic integration, in-handle chip sets and system implications," in *Proc. IEEE Ultrason. Symp.*, vol. 1, 2005, pp. 463–474.
- [16] W. C. Black, Jr. and D. N. Stephens, "CMOS chip for invasive ultrasound imaging," *IEEE J. Solid-State Circuits*, vol. 29, no. 11, pp. 1381–1387, 1994.
- [17] M. Greenstein, P. Lum, H. Yoshida, and M. Seyed-Bolorforosh, "A 2.5 MHz 2D array with Z-axis backing," in *Proc. IEEE Ultrason. Symp.*, vol. 2, 1996, pp. 1513–1516.
- [18] R. Davidsen and S. Smith, "Two-dimensional arrays for medical ultrasound using multilayer flexible circuit interconnection," *IEEE Trans. Ultrason., Ferroelect., Freq. Contr.*, vol. 45, no. 2, pp. 338–348, 1998.
- [19] S. Smith and E. Light, "Two-dimensional array transducers using thick film connection technology," *IEEE Trans. Ultrason.*, *Ferroelect., Freq. Contr.*, vol. 40, no. 6, pp. 727–734, 1993.
- [20] L. Daane and M. Greenstein, "A demountable interconnect system for a 50 × 50 ultrasonic imaging transducer array," *IEEE Trans. Ultrason., Ferroelect., Freq. Contr.*, vol. 44, no. 5, pp. 978–982, 1997.
- [21] J. Fiering, P. Hultman, W. Lee, E. Light, and S. Smith, "Highdensity flexible interconnect for two-dimensional ultrasound arrays," *IEEE Trans. Ultrason., Ferroelect., Freq. Contr.*, vol. 47, no. 3, pp. 764–770, 2000.
- [22] W. Lee, S. Idriss, P. Wolf, and S. Smith, "A miniaturized catheter 2-D array for real-time, 3-D intracardiac echocardiography," *IEEE Trans. Ultrason., Ferroelect., Freq. Contr.*, vol. 51, no. 10, pp. 1334–1346, 2004.
- [23] I. Cicek, A. Bozkurt, and M. Karaman, "Design of a front-end integrated circuit for 3D acoustic imaging using 2D CMUT arrays," *IEEE Trans. Ultrason., Ferroelect., Freq. Contr.*, vol. 52, no. 12, pp. 2235–2241, 2005.

- [24] U. Guler and A. Bozkurt, "A low-noise front-end circuit for 2D cMUT arrays," in *Proc. IEEE Ultrason. Symp.*, 2006, pp. 689– 692.
- [25] S.-Y. Peng, M. Qureshi, A. Basu, R. Guldiken, F. Degertekin, and P. Hasler, "Floating-gate based CMUT sensing circuit using capacitive feedback charge amplifier," in *Proc. IEEE Ultrason. Symp.*, 2006, pp. 2425–2428.
- [26] C. Cheng, E. Chow, X. Jin, S. Ergun, and B. Khuri-Yakub, "An efficient electrical addressing method using through-wafer vias for two-dimensional ultrasonic arrays," in *Proc. IEEE Ultrason. Symp.*, 2000, pp. 1179–1182.
- [27] E. Pua, S. Idriss, P. Wolf, and S. Smith, "Real-time 3D transesophageal echocardiography," *Ultrason. Imag.*, vol. 26, pp. 217– 232, 2004.
- [28] E. Light, S. Idriss, P. Wolf, and S. Smith, "Real-time threedimensional intracardiac echocardiography," Ultrasound Med. Biol., vol. 27, no. 9, pp. 1177–1183, 2001.
- [29] G. Yaralioglu, M. Badi, A. Ergun, and B. Khuri-Yakub, "Improved equivalent circuit and finite element method modeling of capacitive micromachined ultrasonic transducers," in *Proc. IEEE Ultrason. Symp.*, vol. 1, 2003, pp. 469–472.
- [30] A. Nikoozadeh, B. Bayram, G. Yaralioglu, and B. Khuri-Yakub, "Analytical calculation of collapse voltage of CMUT membrane [capacitive micromachined ultrasonic transducers]," in *Proc. IEEE Ultrason. Symp.*, vol. 1, 2004, pp. 256–259.
- [31] G. Yaralioglu, S. Ergun, and B. Khuri-Yakub, "Finite-element analysis of capacitive micromachined ultrasonic transducers," *IEEE Trans. Ultrason., Ferroelect., Freq. Contr.*, vol. 52, no. 12, pp. 2185–2198, 2005.
- [32] X. Jin, I. Ladabaum, and B. Khuri-Yakub, "The microfabrication of capacitive ultrasonic transducers," J. Microelectromech. Syst., vol. 7, no. 3, pp. 295–302, 1998.
- [33] A. Ergun, Y. Huang, X. Zhuang, O. Oralkan, G. Yarahoglu, and B. Khuri-Yakub, "Capacitive micromachined ultrasonic transducers: Fabrication technology," *IEEE Trans. Ultrason., Ferroelect., Freq. Contr.*, vol. 52, no. 12, pp. 2242–2258, 2005.
- [34] C.-H. Cheng, A. Ergun, and B. Khuri-Yakub, "Electrical through-wafer interconnects with 0.05 pico farads parasitic capacitance on 400  $\mu$ m thick silicon substrates," presented at Tech. Dig. Solid-State Sensor, Actuator, and Microsystems Workshop, Hilton Head Island, SC, 2002, pp. 157–160.
- [35] O. Oralkan, "Acoustical imaging using capacitive micromachined ultrasonic transducer arrays: Devices, circuits, and systems," Ph.D. dissertation, Department of Electrical Engineering, Stanford University, Stanford, CA, 2004.
- [36] M. Declerq, M. Schubert, and F. Clement, "5 V-to-75 V CMOS output interface circuits," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 1993, pp. 162–163, p. 283.
- [37] J. Graeme, Photodiode Amplifiers: Op Amp Solutions. New York: McGraw-Hill, 1995.
- [38] Analog Devices, "AD8067 high gain bandwidth product, precision fastFET op amp data sheet," Analog Devices, Inc., Boston, MA, 2006.
- [39] A. Huffman, R. LaBennett, S. Bonafede, and C. Statler, "Finepitch wafer bumping and assembly for high density detector systems," in *Conf. Rec. IEEE Nucl. Sci. Symp.*, vol. 5, 2003, pp. 3522–3526.
- [40] R. F. Pierret, Semiconductor Device Fundamentals. 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 1995.
- [41] Precision Interconnect, "MODULUS3 cable assemblies data sheet," Tyco Electronic Corp., Berwyn, PA, 2004.
- [42] G. Harris, "Sensitivity considerations for PVDF hydrophones using the spot-poled membrane design," *IEEE Trans. Sonics* Ultrason., vol. 29, no. 6, pp. 370–376, 1982.
- [43] X. Zhuang, A. Nikoozadeh, M. Beasley, G. Yaralioglu, B. Khuri-Yakub, and B. L. Pruitt, "Biocompatible coatings for CMUTs in a harsh, aqueous environment," *J. Microelectromech. Syst.*, vol. 17, no. 5, pp. 994–1001, 2007.
- [44] K. Niederer, P.-C. Eccardt, H. Meixner, and R. Lerch, "Micromachined transducer design for minimized generation of surface waves," in *Proc. IEEE Ultrason. Symp.*, vol. 2, 1999, pp. 1137– 1139.
- [45] G. Wojcik, J. Mould, P. Reynolds, A. Fitzgerald, P. Wagner, and I. Ladabaum, "Time-domain models of MUT array cross-talk in silicon substrates," in *Proc. IEEE Ultrason. Symp.*, vol. 1, 2000, pp. 909–914.

- [46] P.-C. Eccardt, A. Lohfink, and H.-G. Garssen, "Analysis of crosstalk between fluid coupled cmut membranes," in *Proc. IEEE Ultrason. Symp.*, vol. 1, 2005, pp. 593–596.
- [47] A. Caronti, A. Savoia, G. Caliano, and M. Pappalardo, "Acoustic coupling in capacitive microfabricated ultrasonic transducers: Modeling and experiments," *IEEE Trans. Ultrason., Ferroelect., Freq. Contr.*, vol. 52, no. 12, pp. 2220–2234, 2005.
- [48] B. Bayram, M. Kupnik, G. G. Yaralioglu, Ö. Oralkan, A. S. Ergun, D.-S. Lin, S. H. Wong, and B. T. Khuri-Yakub, "Finite element modeling and experimental characterization of crosstalk in 1-D CMUT arrays," *IEEE Trans. Ultrason., Ferroelect., Freq. Contr.*, vol. 54, no. 2, pp. 418–430, 2007.
- [49] I. O. Wygant, X. Zhuang, D. T. Yeh, S. Vaithilingam, A. Nikoozadeh, O. Oralkan, A. S. Ergun, M. Karaman, and B. T. Khuri-Yakub, "An endoscopic imaging system based on a two-dimensional CMUT array: Real-time imaging results," in *Proc. IEEE Ultrason. Symp.*, vol. 2, 2005, pp. 792–795.
- [50] A. Rosset, L. Spadola, and O. Ratib, "OsiriX: An open-source software for navigating in multidimensional DICOM images," J. Digit. Imag., vol. V17, no. 3, pp. 205–216, 2004.
- [51] I. Wygant, M. Karaman, O. Oralkan, and B. Khuri-Yakub, "Beamforming and hardware design for a multichannel frontend integrated circuit for real-time 3D catheter-based ultrasonic imaging," in *Proc. SPIE Med. Imag. Conf.*, vol. 6147, 2006, pp. 1–8.
- [52] Ö. Oralkan, A. S. Ergun, J. A. Johnson, M. Karaman, U. Demirci, K. Kaviani, T. H. Lee, and B. T. Khuri-Yakub, "Capacitive micromachined ultrasonic transducers: Next-generation arrays for acoustic imaging?," *IEEE Trans. Ultrason., Ferroelect., Freq. Contr.*, vol. 49, no. 11, pp. 1596–1610, 2002.
- [53] G. S. Kino, Acoustic Waves: Devices, Imaging, and Analog Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1987.
- [54] B. A. J. Angelsen, Ultrasound Imaging: Waves, Signals, and Signal Processing. vol. 1, Trondhejm, Norway: Emantec, 2000.



**Ira O. Wygant** (S'98) received his B.S. degree in electrical engineering with a crosscollege major in computer science from the University of Wyoming, Laramie, WY, in 1999. He received his M.S. degree in electrical engineering from Stanford University, Stanford, CA, in 2002. He is currently pursuing a Ph.D. degree in electrical engineering at Stanford University.

He has held internships in the mixed-signal and monolithic sensors group at Oak Ridge National Laboratory, Oak Ridge, TN, in a

wireless RF IC design group at Lucent Technologies, Reading, PA, and in the mixed-signal electronics group at Agilent Laboratories, Palo Alto, CA.

His research interests include IC and system design for ultrasound imaging systems based on capacitive micromachined ultrasonic transducers (CMUTs). He was the recipient of a National Science Foundation Graduate Research Fellowship.



Xuefeng (Steve) Zhuang received the B.S. degree from Louisiana State University, Baton Rouge, LA, in 2002, and the M.S. degree from Stanford University, Stanford, CA, in 2004, both in electrical engineering. He is currently pursuing a Ph.D. degree in electrical engineering at Stanford University. His research interests include the design, fabrication, and packaging of capacitive micromachined ultrasonic transducer arrays, and their integration with medical imaging systems.



**David T. Yeh** (S'98) received the B.S. degree in electrical engineering from University of California at Berkeley in 2002, and the M.S. degree from Stanford University, Stanford, CA, in 2004. He is currently pursuing a Ph.D. degree in electrical engineering at Stanford.

He has previously worked as an undergraduate researcher in the Berkeley Sensor and Actuator Center from 2000 to 2002 in MEMS research. In the summer of 2002 he worked at HP Labs in Palo Alto, CA, characterizing de-

vices for a roll-to-roll manufacturing process. In the summer of 2003 he performed research at National Semiconductor in Santa Clara, CA, on DC-DC power converters. From 2003 to 2005 he was a graduate student in the Khuri-Yakub Ultrasonics Group at Stanford University. Currently he is a Ph.D. candidate in the Center for Computer Research in Music and Acoustics at Stanford University studying numerical methods for real-time audio effects.

David is a member of IEEE. He was a student paper finalist at the 2005 Ultrasonics Symposium, was awarded best paper at DAFx 2007, and is a recipient of the National Defense Science and Engineering Graduate (NDSEG) Fellowship and the National Science Foundation (NSF) Graduate Fellowship.



Ömer Oralkan (S'93–M'05) received the B.S. degree from Bilkent University, Ankara, Turkey, in 1995, the M.S. degree from Clemson University, Clemson, SC, in 1997, and the Ph.D. degree from Stanford University, Stanford, CA, in 2004, all in electrical engineering.

He joined the research staff at the E. L. Ginzton Laboratory of Stanford University in 2004 as an Engineering Research Associate. He was promoted to the rank of Senior Research Engineer in 2007. His past and present research interests include analog and digital

circuit design, semiconductor device physics and fabrication, micromachined sensors and actuators, and medical imaging. His current research focuses on the design and implementation of integrated systems for catheter-based medical imaging applications, photoacoustic imaging, and chemical and biological sensor arrays.

Dr. Oralkan has authored and co-authored over 70 publications and received the 2002 Outstanding Paper Award of the IEEE Ultrasonics, Ferroelectrics, and Frequency Control Society. He is a member of the IEEE, SPIE, and AIUM.



Arif Sanli Ergun (S'91–M'99) was born in Ankara, Turkey, in 1969. He received his B.Sc., M.Sc., and Ph.D. degrees in 1991, 1994, and 1999, respectively, all in electrical and electronics engineering, from Bilkent University, Ankara, Turkey. He was a research assistant in Bilkent University between 1991 and 1999, and an engineering research associate at E. L. Ginzton Laboratory, Stanford University, Stanford, CA, between 2000 and 2006. He is currently a research scientist at Siemens Corporate Research. He is a member of the

IEEE and the Electron Devices Society.



Mustafa Karaman (S'88–M'93) received the BS degree from the Middle East Technical University, Ankara, Turkey, in 1986, and the MS and PhD degrees from Bilkent University, Ankara, Turkey, in 1988 and 1992, respectively, all in electrical and electronics engineering. He was a post-doctoral fellow in the Biomedical Ultrasonics Laboratory of the University of Michigan, Ann Arbor, MI, between 1993 and 1994. He has worked at the BU, Ankara, Turkey, as an associate professor and served in founding the faculty of engi-

neering. He was with the E. L. Ginzton Laboratory at Stanford University, Stanford, CA, as a visiting faculty between 2000 and 2002. He has been working as a professor in the Department of Electronics Engineering of Işık University, Istanbul, Turkey, since 2002.

He has authored over one hundred papers in refereed journals and conferences. He received the IEEE UFFC Society 2002 Outstanding Paper Award as a co-author, and the 1996 H. Tuğaç Foundation Research Award of TUBITAK of Turkey.

His research interests include signal processing, medical ultrasonic imaging, and integrated circuit design.



Butrus (Pierre) T. Khuri-Yakub (S'70– S'73–M'76–SM'87–F'95) is a Professor of Electrical Engineering at Stanford University, Stanford, CA. He received the B.S. degree in 1970 from the American University of Beirut, the M.S. degree in 1972 from Dartmouth College, Hanover, NH, and the Ph.D. degree in 1975 from Stanford University, all in electrical engineering. He was a Research Associate (1975–1978) then Senior Research Associate (1978–1982) at the E. L. Ginzton Laboratory of Stanford University and was promoted to

the rank of Professor of Electrical Engineering in 1982. His current research interests include medical ultrasound imaging and therapy, micromachined ultrasonic transducers, smart bio-fluidic channels, microphones, ultrasonic fluid ejectors, and ultrasonic nondestructive evaluation, imaging and microscopy. He has authored over 400 publications and has been principal inventor or co-inventor of 76 U.S. and International issued patents. He was awarded the Medal of the City of Bordeaux in 1983 for his contributions to Nondestructive Evaluation, the Distinguished Advisor Award of the School of Engineering at Stanford University in 1987, the Distinguished Lecturer Award of the IEEE UFFC society in 1999, a Stanford University Outstanding Inventor Award in 2004, and a Distinguished Alumnus Award of the School of Engineering of the American University of Beirut in 2005.